P1021/12 QorIQTM Integrated Processors Class Dates Offered: February 28 - March 4, 2011 in San Jose, CA PLEASE CONTACT ARNEWSH INC. FOR ONSITE TRAINING THIS CLASS IS AVAILABLE TO THOSE HAVING NDA WITH FREESCALE SEMICONDUCTOR FOR P1021/12 | |
| Description: |
This is a 5-day class covering hardware and software aspects of the QorIQ P1021/12
integrated processors. A customized, shorter version can be arranged for on-site training.
Students will learn to design and write programs for various chip sub-modules. This includes the embedded Power Architecture Cores (e500v2 with MMU and Caches), Enhansed Local bus, PCI Express, Enhanced Three Speed Ethernet Controllers, DMA controllers, DDRII/III Controller, QUICC Engine, Reset and configuration and Interrupt Controller. |
| Objectives: |
|
| Prerequisites: |
To benefit most from the course, familiarity with the Power Architecture is recommended. On-site classes can be customized to exclude
topics which are not of interest.
|
| Date: |
Monday, February 28
to Friday, March 4, 2011
|
| Time: |
8:30am to 5:00pm
|
| Location: |
Freescale Semiconductor Sales Office 5300 Stevens Creek Blvd Suite 550 San Jose, CA 95129 |
| Fee: |
US $2250.00 for the 5-day course. This fee includes the course handouts and manuals. Payment should be arranged no later than one week prior to the start of class.
|
| Terms: |
Arnewsh Inc. recommends early registration to ensure availability prior to classes filling up.
Cancellation must be made no later than one week prior to the start date. Otherwise the student will be charged for the class. Substitutions from the same company is allowed. In the event of insufficient enrollment, Arnewsh Inc. reserves the right to cancel the class with at least 1 week advance notice. |
| go to | RegisterOnline |
| back to | TechnicalTraining |